## **General Description**

The MAX5158/MAX5159 low-power, serial, voltageoutput, dual, 10-bit digital-to-analog converters (DACs) consume only 500 $\mu$ A from a single +5V (MAX5158) or +3V (MAX5159) supply. These devices feature Rail-to-Rail<sup>®</sup> output swing and are available in a space-saving 16-pin QSOP package. To maximize dynamic range, the DAC output amplifiers are configured with an internal gain of +2V/V.

The 3-wire serial interface is SPI<sup>TM</sup>/QSPI<sup>TM</sup> and Microwire<sup>TM</sup> compatible. Each DAC has a doublebuffered input organized as an input register followed by a DAC register, which allows the input and DAC registers to be updated independently or simultaneously with a 16-bit serial word. Additional features include a 2µA programmable shutdown, hardware-shutdown lockout, a separate reference-voltage input for each DAC that accepts AC and DC signals, and an active-low clear input ( $\overline{CL}$ ) that resets all registers and DACs to zero. The MAX5158/MAX5159 provide a programmable logic pin for added functionality and a serial-data output pin for daisy chaining.

## Applications

Digital Offset and Gain Adjustment µP-Controlled Systems Motion Control Remote Industrial Controls

### \_\_Features


- 10-Bit Dual DAC with Internal Gain of +2V/V
- Rail-to-Rail Output Swing
- 8µs Settling Time
- Single-Supply Operation: +5V (MAX5158) +3V (MAX5159)
- Low Quiescent Current: 500μA (normal operation) 2μA (shutdown mode)
- ♦ SPI/QSPI and Microwire Compatible
- + Available in Space-Saving 16-Pin QSOP Package
- Power-On Reset Clears Registers and DACs to Zero
- Adjustable Output Offset

### \_Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX5158CPE	0°C to +70°C	16 Plastic DIP
MAX5158CEE	0°C to +70°C	16 QSOP
MAX5158EPE	-40°C to +85°C	16 Plastic DIP
MAX5158EEE	-40°C to +85°C	16 QSOP
MAX5158MJE	-55°C to +125°C	16 CERDIP*

Ordering Information continued at end of data sheet. \*Contact factory for availability.

## Functional Diagram



Rail-to-Rail is a registered trademark of Nippon Motorola Ltd. Microwire is a trademark of National Semiconductor Corp. SPI and QSPI are trademarks of Motorola, Inc.

M/IXI/M

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800 For small orders, phone 408-737-7600 ext. 3468.

### **ABSOLUTE MAXIMUM RATINGS**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS—MAX5158**

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at T\_A = +25°C (OS\_ tied to AGND for a gain of +2V/V).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution			10			Bits
Integral Nonlinearity	INL	(Note 1)			±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic			±1	LSB
Offset Error	Vos_	Code = 2			±6	mV
Offset Tempco	TCVOS	Normalized to 2.048V		4		ppm/°C
Gain Error				-0.1	1	LSB
Gain-Error Tempco		Normalized to 2.048V		4		ppm/°C
V <sub>DD</sub> Power-Supply Rejection Ratio	PSRR	$2.7V \le V_{DD} \le 5.5V$		20	260	μV/V
REFERENCE INPUT	1		1			
Reference Input Range	REF		0		Vdd - 1.4	V
Reference Input Resistance	R <sub>REF</sub>	Minimum with code 1558 hex	18	25		kΩ
MULTIPLYING-MODE PERFO	RMANCE		·			
Reference 3dB Bandwidth		Input code = 1FF8 hex, V <sub>REF</sub> = 0.67Vp-p at 0.75V <sub>DC</sub>		300		kHz
Reference Feedthrough		Input code = 0000 hex, V <sub>REF</sub> = (V <sub>DD</sub> - 1.4 Vp-p) at 1kHz		-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FF8 hex, V <sub>REF</sub> = 1Vp-p at 1.25V <sub>DC</sub> , f = 25kHz		75		dB
DIGITAL INPUTS	·		·			
Input High Voltage	VIH	CL, PDL, CS, DIN, SCLK	3			V
Input Low Voltage	VIL	CL, PDL, CS, DIN, SCLK		0.8	V	
Input Hysteresis	VHYS	200			mV	
Input Leakage Current	lin	V <sub>IN</sub> = 0V to V <sub>DD</sub> 0.001 ±1				μA
Input Capacitance	CIN			8		рF



### **ELECTRICAL CHARACTERISTICS—MAX5158 (continued)**

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C \text{ (OS_ tied to AGND for a gain of } +2V/V).)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL OUTPUTS (DOUT, UPO)			1			1
Output High Voltage	VOH	ISOURCE = 2mA	V <sub>DD</sub> - 0.	5		V
Output Low Voltage	Vol	ISINK = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE	-1		•			
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To $1/2LSB$ of full-scale, $V_{STEP} = 4V$		8		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V <sub>DD</sub>		V
OSA or OSB Input Resistance	Ros_		24	34		kΩ
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		$\overline{\text{CS}}$ = V <sub>DD</sub> , f <sub>DIN</sub> = 100kHz, V <sub>SCLK</sub> = 5Vp-p		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES	-		•			
Positive Supply Voltage	V <sub>DD</sub>		4.5		5.5	V
Power-Supply Current	IDD	(Note 3)		0.5	0.65	mA
Power-Supply Current in Shutdown	IDD(SHDN)	(Note 3)		2	10	μA
Reference Current in Shutdown				0	±1	μA
TIMING CHARACTERISTICS						
SCLK Clock Period	tCP	(Note 4)	100			ns
SCLK Pulse Width High	tCH		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{CS}$ Rise Hold Time	tcsh		0			ns
SDI Setup Time	t <sub>DS</sub>		40			ns
SDI Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay	tDO1	C <sub>LOAD</sub> = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay	tDO2	C <sub>LOAD</sub> = 200pF			80	ns
SCLK Rise to CS Fall Delay	t <sub>CS0</sub>		10			ns
CS Rise to SCLK Rise Hold	t <sub>CS1</sub>		40			ns
CS Pulse Width High	tcsw		100			ns

Note 1: Accuracy is specified from code 2 to code 1023.

Note 2: Accuracy is better than 1LSB for V<sub>OUT</sub>\_ greater than 6mV and less than V<sub>DD</sub> - 50mV. Guaranteed by PSRR test at the end points.

**Note 3:** Digital inputs are set to either V<sub>DD</sub> or DGND, code = 0000 hex,  $R_L = \infty$ .

Note 4: SCLK minimum clock period includes rise and fall times.



## ELECTRICAL CHARACTERISTICS—MAX5159

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at T\_A = +25°C (OS\_ pins tied to AGND for a gain of +2V/V).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	1	I	1			1
Resolution			10			Bits
Integral Nonlinearity	INL	(Note 5)			±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic			±1	LSB
Offset Error	Vos	Code = 3			±6	mV
Offset Tempco	TCVOS	Normalized to 1.25V		6.5		ppm/°C
Gain Error				-0.1	±1	LSB
Gain-Error Tempco		Normalized to 1.25V		6.5		ppm/°C
V <sub>DD</sub> Power-Supply Rejection Ratio	PSRR	$2.7V \le VDD \le 3.6V$		40	320	μV/V
REFERENCE INPUT (VREF)						
Reference Input Range	REF		0		V <sub>DD</sub> - 1.4	V
Reference Input Resistance	RREF	Minimum with code 1558 hex	18	25		kΩ
MULTIPLYING-MODE PERFOR	RMANCE					
Reference 3dB Bandwidth		Input code = 1FF8 hex, V <sub>REF</sub> = 0.67Vp-p at 0.75V <sub>DC</sub>		300		kHz
Reference Feedthrough		Input code = 0000 hex, V <sub>REF_</sub> = (V <sub>DD</sub> - 1.4)Vp-p at 1kHz		-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FF8 hex, V <sub>REF</sub> _ = 1Vp-p at 1V <sub>DC</sub> , f = 15kHz		73		dB
DIGITAL INPUTS						
Input High Voltage	VIH	CL, PDL, CS, DIN, SCLK	2.2			V
Input Low Voltage	VIL	CL, PDL, CS, DIN, SCLK			0.8	V
Input Hysteresis	V <sub>HYS</sub>			200		mV
Input Leakage Current	liN	$V_{IN} = OV \text{ to } V_{DD}$		0	±1	μA
Input Capacitance	CIN			8		pF
DIGITAL OUTPUTS	I	I				1
Output High Voltage	Voh	ISOURCE = 2mA	V <sub>DD</sub> - 0.5	5		V
Output Low Voltage	Vol	I <sub>SINK</sub> = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE (D	OUT, UPO)	I	1			1
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, V <sub>STEP</sub> = 2.5V		8		μs
Output Voltage Swing		Rail-to-rail (Note 6)		0 to V <sub>DI</sub>	)	V
OSA or OSB Input Resistance	Ros_		24	34		kΩ
Time Required for Valid Operation after Shutdown				25		μs
Digital Feedthrough		<del>CS</del> = V <sub>DD</sub> , f <sub>DIN</sub> = 100kHz, V <sub>SCLK</sub> = 3Vp-p		5		nV-s
Digital Crosstalk				5		nV-s

### ELECTRICAL CHARACTERISTICS—MAX5159 (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$  (OS\_ pins tied to AGND for a gain of +2V/V).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES	1					
Positive Supply Voltage	V <sub>DD</sub>		2.7		3.6	V
Power-Supply Current	IDD	(Note 7)		0.5	0.6	mA
Power-Supply Current in Shutdown	IDD(SHDN)	(Note 7)		1	8	μA
Reference Current in Shutdown					±1	μΑ
TIMING CHARACTERISTIC	S					
SCLK Clock Period	tcp	(Note 4)	100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to CS Rise Hold Time	tcsн		0			ns
SDI Setup Time	t <sub>DS</sub>		50			ns
SDI Hold Time	t <sub>DH</sub>		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t <sub>DO1</sub>	C <sub>LOAD</sub> = 200pF			120	ns
SCLK Fall to DOUT Valid Propagation Delay	t <sub>DO2</sub>	C <sub>LOAD</sub> = 200pF			120	ns
SCLK Rise to CS Fall Delay	tcs0		10			ns
CS Rise to SCLK Rise Hold	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns

Note 5: Accuracy is specified from code 3 to code 1023.

Note 6: Accuracy is better than 1LSB for V<sub>OUT</sub> greater than 6mV and less than V<sub>DD</sub> - 80mV. Guaranteed by PSRR test at the end points.

Note 7: Digital inputs are set to either V<sub>DD</sub> or DGND, code = 0000 hex,  $R_L = \infty$ .


**Typical Operating Characteristics**  $(V_{DD} = +5V, R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, T_A = +25°C, unless otherwise noted.)$ 


### **MAX5158**


#### SUPPLY CURRENT vs. TEMPERATURE 700 CODE = 1FF8 (HEX) 650 SUPPLY CURRENT (JuA) 600 550 CODE = 0000 (HEX) 500 450 V<sub>REF</sub> = 2.048V RL = ∞ 400 85 105 125 -55 -35 -15 5 25 45 65 TEMPERATURE (°C)

CODE = 0000 (HEX)


## TOTAL HARMONIC DISTORTION







DYNAMIC RESPONSE FALL TIME <u>CS</u> 5V/div



/N/IXI/N

MAX5158/MAX5159

0

-2

-4

-6

-8

-10

-12


-14 -16

-18

-20

1

RELATIVE OUTPUT (dB)



1480

1850


-60

-70

-80

-90

1110



**REFERENCE VOLTAGE INPUT** 

FREQUENCY RESPONSE


V<sub>REF</sub> = 0.67Vp-p @ 2.5V<sub>DC</sub>


740

FREQUENCY (kHz)

CODE = 1FF8 (HEX)


370





0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0


FREQUENCY (kHz)



## \_Typical Operating Characteristics (continued)

MIXIM

 $(V_{DD} = +5V (MAX5158), V_{DD} = +3V (MAX5159), R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, unless otherwise noted.)$ 



PIN	NAME	FUNCTION
1	AGND	Analog Ground
2	OUTA	DAC A Output Voltage
3	OSA	DAC A Offset Adjustment
4	REFA	Reference for DAC A
5	CL	Active-Low Clear Input. Resets all reg- isters to zero. DAC outputs go to 0V.
6	CS	Chip-Select Input
7	DIN	Serial-Data Input
8	SCLK	Serial Clock Input
9	DGND	Digital Ground
10	DOUT	Serial-Data Output
11	UPO	User-Programmable Output
12	PDL	Power-Down Lockout. The device can- not be powered down when PDL is low.
13	REFB	Reference for DAC B
14	OSB	DAC B Offset Adjustment
15	OUTB	DAC B Output Voltage
16	V <sub>DD</sub>	Positive Power Supply

#### \_Pin Description

### Detailed Description

The MAX5158/MAX5159 dual, 10-bit, voltage-output DACs are easily configured with a 3-wire serial interface. These devices include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition, trimmed internal resistors produce an internal gain of +2V/V that maximizes output voltage swing. The amplifier's offset-adjust pin allows for a DC shift in the DAC's output.

Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

#### **Reference Inputs**

The reference inputs accept both AC and DC values with a voltage range extending from 0V to  $(V_{DD} - 1.4V)$ . Determine the output voltage using the following equation (OS\_ = AGND):






Figure 1. Simplified DAC Circuit Diagram

#### VOUT = (VREF x NB / 1024) x 2

where NB is the numeric value of the DAC's binary input code (0 to 1023) and V<sub>REF</sub> is the reference voltage.

The reference input impedance ranges from  $18k\Omega$  (1558 hex) to several giga ohms (with an input code of 0000 hex). The reference input capacitance is code dependent and typically ranges from 15pF with an input code of all zeros to 50pF with a full-scale input code.

#### **Output Amplifier**

The output amplifiers on the MAX5158/MAX5159 have internal resistors that provide for a gain of +2V/V when OS\_ is connected to AGND. These resistors are trimmed to minimize gain error. The output amplifiers have a typical slew rate of 0.75V/µs and settle to 1/2LSB within 8µs, with a load of 10k $\Omega$  in parallel with 100pF. Loads less than 2k $\Omega$  degrade performance.

The OS\_ pin can be used to produce an adjustable offset voltage at the output. For instance, to achieve a 1V offset, apply -1V to the OS\_ pin to produce an output range from 1V to ( $1V + V_{REF} \times 2$ ). Note that the DAC's output range is still limited by the maximum output voltage specification.

#### Power-Down Mode

The MAX5158/MAX5159 feature a software-programmable shutdown mode that reduces the typical supply current to  $2\mu$ A. The two DACs can be shutdown independently, or simultaneously using the appropriate programming command. Enter shutdown mode by writing the appropriate input-control word (Table 1). In shutdown mode, the reference inputs and amplifier outputs become high impedance, and the serial interface

9




Figure 2. Connections for Microwire

remains active. Data in the input registers is saved, allowing the MAX5158/MAX5159 to recall the output state prior to entering shutdown when returning to normal mode. Exit shutdown by recalling the previous condition or by updating the DAC with new information. When returning to normal operation (exiting shutdown), wait  $20\mu s$  for output stabilization.

#### Serial Interface

/M/IXI/M

The MAX5158/MAX5159 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of an address bit, two control bits, 10 bits of data (MSB to LSB), and 3 sub-bits as shown in Figure 4. The address and control bits determine the MAX5158/MAX5159's response, as outlined in Table 1.

111xxxxxxxx0 0 0Shut down both DACs (provided PDL = 1).0000 1 x xxxxx0 0 0Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 0 1 x xxxxx0 0 0Update DAC register B from input register B (start up DAC B with data previously stored in input register B).0001 1 0 x xxxxx0 0 0Shut down DAC A (provided PDL = 1).0001 1 1 x xxxxx0 0 0Shut down DAC A (provided PDL = 1).0001 1 0 x xxxxx0 0 0Shut down DAC B (provided PDL = 1).0000 1 0 x xxxxx0 0 0UPO goes low (default).0000 1 1 x xxxxx0 0 0UPO goes high.0001 0 0 1 xxxxx0 0 0Mode 1, DOUT clocked out on SCLK's rising edge.0001 0 0 0 xxxxxx0 0 0Mode 0, DOUT clocked out on SCLK's falling edge (default).			16-E	BIT SERIAL WORD		
1       0       1       10-bit DAC data       0 0 0       Load input register B; DAC registers are unchanged.         0       1       0       10-bit DAC data       0 0 0       Load input register B; DAC registers are updated.         1       1       0       10-bit DAC data       0 0 0       Load input register B; all DAC registers are updated.         0       1       1       0       10-bit DAC data       0 0 0       Load input register B; all DAC registers are updated.         0       1       1       10-bit DAC data       0 0 0       Load all DAC registers from the shift register (start up both DACs with new data.).         1       0       0       xxxxxxxx       0 0 0       Update both DAC swith new data.).         1       1       1       xxxxxxxx       0 0 0       Shut down both DACs (provided PDE = 1).         0       0       0       0       1 x xxxxx       0 0 0       Update DAC register A from input register A (start up DAC A with data previously stored in input register A).         0       0       0       1 0 1 x xxxxx       0 0 0       Update DAC register B from input register B (start up DAC A with data previously stored in input register B).         0       0       0       1 1 0 x xxxxx       0 0 0       Shut down DAC A (provided PDE = 1).         0	A0	C1	C0		S2–S0	FUNCTION
01010-bit DAC data0 0 0Load input register A: all DAC registers are updated.11010-bit DAC data0 0 0Load input register A: all DAC registers are updated.01110-bit DAC data0 0 0Load all DAC registers from the shift register (start up both DACs with new data.).100xxxxxxxxx0 0 0Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input register111xxxxxxxxx0 0 0Shut down both DACs (provided PDL = 1).0000 1 x xxxxx0 0 0Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 0 1 x xxxxx0 0 0Update DAC register B from input register B (start up DAC A with data previously stored in input register A).0001 1 0 x xxxxx0 0 0Shut down DAC A (provided PDL = 1).0001 1 1 x xxxxx0 0 0Shut down DAC A (provided PDL = 1).0001 1 1 x xxxxx0 0 0Shut down DAC B (provided PDL = 1).0000 1 1 0 x xxxxx0 0 0UPO goes low (default).0001 1 0 x xxxxx0 0 0UPO goes low (default).0001 1 0 0 x xxxxx0 0 0Mode 1, DOUT clocked out on SCLK's failing edge (default).0001 0 0 0 xxxxxx0 0 0Mode 0, DOUT clocked out on SCLK's failing edge (default). <td>0</td> <td>0</td> <td>1</td> <td>10-bit DAC data</td> <td>000</td> <td>Load input register A; DAC registers are unchanged.</td>	0	0	1	10-bit DAC data	000	Load input register A; DAC registers are unchanged.
11010-bit DAC data0 0 0Load input register B; all DAC registers are updated.01110-bit DAC data0 0 0Load all DAC registers from the shift register (start up both DACs with new data.).100xxxxxxxx0 0 0Update both DAC registers from their respective input registers (start up both DACs with new data.).111xxxxxxxx0 0 0Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input register (start up both DACs (provided PDE = 1).0000 1 x xxxxx0 0 0Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 0 1 x xxxxx0 0 0Update DAC register B from input register B (start up DAC A with data previously stored in input register A).0001 1 0 x xxxxx0 0 0Update DAC register B from input register B (start up DAC A with data previously stored in input register B).0001 1 0 x xxxxx0 0 0Shut down DAC A (provided PDE = 1).0001 1 1 x xxxxx0 0 0Shut down DAC B (provided PDE = 1).0001 1 1 x xxxxx0 0 0UPO goes low (default).0001 1 0 x xxxxx0 0 0UPO goes low (default).0001 1 0 x xxxxx0 0 0Mode 1, DOUT clocked out on SCLK's rising edge.0001 0 0 0 xxxxxx0 0 0Mode 0, DOUT clocked out on SCLK's f	1	0	1	10-bit DAC data	000	Load input register B; DAC registers are unchanged.
01110-bit DAC data0 00Load all DAC registers from the shift register (start up both DACs with new data.).100xxxxxxxxx0 00Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input register111xxxxxxxxx0 00Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input register0000 0 1 x xxxxx0 00Shut down both DACs (provided PDL = 1).0000 1 1 x xxxxx0 00Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 1 0 1 x xxxxx0 00Update DAC register B from input register B (start up DAC B with data previously stored in input register B).0001 1 0 x xxxxx0 00Shut down DAC A (provided PDL = 1).0001 1 1 x xxxxxx0 00Shut down DAC B (provided PDL = 1).0000 1 0 x xxxxx0 00UPO goes low (default).0001 1 1 x xxxxx0 00UPO goes low (default).0001 1 0 1 xxxxx0 00Mode 1, DOUT clocked out on SCLK's rising edge.0001 0 0 0 xxxxxx0 00Mode 0, DOUT clocked out on SCLK's falling edge (default).	0	1	0	10-bit DAC data	000	Load input register A; all DAC registers are updated.
01110-bit DAC data000(start up both DACs with new data.).100xxxxxxxxx000Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input register111xxxxxxxxx000Shut down both DACs (provided PDE = 1).00001 x xxxxx000Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 1 1 x xxxxx000Update DAC register B from input register B (start up DAC A with data previously stored in input register B).0001 1 0 1 x xxxxx000Update DAC register B from input register B (start up DAC B with data previously stored in input register B).0001 1 1 x xxxxx000Shut down DAC A (provided PDE = 1).0001 1 1 x xxxxx000Shut down DAC B (provided PDE = 1).0001 1 1 x xxxxx000UPO goes low (default).0001 1 1 x xxxxx000UPO goes low (default).0001 1 0 1 x xxxxx000UPO goes high.0001 1 0 0 0 xxxxxx000Mode 1, DOUT clocked out on SCLK's falling edge (default).	1	1	0	10-bit DAC data	000	Load input register B; all DAC registers are updated.
100 $xxxxxxxxx$ 000(start up both DACs with data previously stored in the input register111 $xxxxxxxxx$ 000Shut down both DACs (provided $\overline{PDL} = 1$ ).00001 x xxxxx000Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001 0 1 x xxxxx000Update DAC register B from input register B (start up DAC B with data previously stored in input register B).0001 1 0 x xxxxx000Shut down DAC A (provided $\overline{PDL} = 1$ ).0001 1 1 x xxxxx000Shut down DAC B (provided $\overline{PDL} = 1$ ).0001 1 1 x xxxxx000UPO goes low (default).0001 1 0 x xxxxx000UPO goes high.0001 0 0 1 xxxxx000Mode 1, DOUT clocked out on SCLK's rising edge.0001 0 0 0 xxxxxx000Mode 0, DOUT clocked out on SCLK's falling edge (default).	0	1	1	10-bit DAC data	000	
0000.01 x xxxxx0.00Update DAC register A from input register A (start up DAC A with data previously stored in input register A).0001.01 x xxxxx0.00Update DAC register B from input register B (start up DAC B with data previously stored in input register B).0001.10 x xxxxx0.00Shut down DAC A (provided PDL = 1).0001.11 x xxxxx0.00Shut down DAC B (provided PDL = 1).0000.10 x xxxxx0.00UPO goes low (default).0000.11 x xxxxx0.00UPO goes low (default).0001.00 1 xxxxx0.00UPO goes high.0001.00 1 xxxxx0.00Mode 1, DOUT clocked out on SCLK's falling edge (default).0001.00 0 xxxxx0.00Mode 0, DOUT clocked out on SCLK's falling edge (default).	1	0	0	*****	000	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
000	1	1	1	XXXXXXXXXX	000	Shut down both DACs (provided $\overline{PDL} = 1$ ).
0         0         0         1         0         1         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         0         1         1         0         0         0         0         1	0	0	0	0 0 1 x xxxxxx	000	
0         0         0         1         1         x xxxxx         0         0         Shut down DAC B (provided PDL = 1).           0         0         0         1         0	0	0	0	1 0 1 x xxxxxx	000	
0         0         0         0 1 0 x xxxxx         0 0 0         UPO goes low (default).           0         0         0         0 1 1 x xxxxx         0 0 0         UPO goes low (default).           0         0         0         0 1 1 x xxxxx         0 0 0         UPO goes high.           0         0         0         1 0 0 1 xxxxxx         0 0 0         Mode 1, DOUT clocked out on SCLK's rising edge.           0         0         0         1 0 0 0 xxxxxx         0 0 0         Mode 0, DOUT clocked out on SCLK's falling edge (default).	0	0	0	1 1 0 x xxxxxx	000	Shut down DAC A (provided $\overline{PDL} = 1$ ).
0         0         0         1         1         x         x         0         0         UPO goes high.           0         0         0         1         0	0	0	0	1 1 1 x xxxxxx	000	Shut down DAC B (provided PDL = 1).
0     0     1     0     1     0     0     0       0     0     0     1     0     0     0     0       0     0     0     1     0     0     0	0	0	0	0 1 0 x xxxxxx	000	UPO goes low (default).
0     0     1     0     0     0     Mode 0, DOUT clocked out on SCLK's falling edge (default).	0	0	0	0 1 1 x xxxxxx	000	UPO goes high.
	0	0	0	1 0 0 1 xxxxxx	000	Mode 1, DOUT clocked out on SCLK's rising edge.
	0	0	0	1 0 0 0 xxxxxx	000	Mode 0, DOUT clocked out on SCLK's falling edge (default).
0 0 0 0 0 0 x xxxxxx 0 0 0 No operation (NOP).	0	0	0	0 0 0 x xxxxxx	000	No operation (NOP).

## Table 1. Serial-Interface Programming Command

x = Don't care

Note: When A0, C1, and C0 = 0, then D9, D8, D7, and D6 become control bits. S2–S0 are sub bits, always zero.




Figure 3. Connections for SPI/QSPI

MSBLSB						
-	—— 16 Bits o	f Serial Data				
Address Bits	Control Bits	MSBDataBitsLSB	Sub Bits			
A0	C1, C0	D9D0	S2-S0			
1 Add 2 Contr		<ul> <li>◀-10 Data Bits →</li> </ul>	000			

Figure 4. Serial-Data Format

The MAX5158/MAX5159's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow the DACs to act independently.

Send the 16-bit data as one 16-bit word (QSPI) or two 8-bit packets (SPI, Microwire), with  $\overline{\text{CS}}$  low during this period. The address and control bits determine which register will be updated and the state of the registers when exiting shutdown. The 3-bit address/control determines the following:

- · registers to be updated
- clock edge on which data is to be clocked out via the serial-data output (DOUT)
- · state of the user-programmable logic output
- configuration of the device after shutdown.

The general timing diagram of Figure 5 illustrates how data is acquired. Driving  $\overline{CS}$  low enables the device to receive data. Otherwise, the interface control circuitry is disabled. With  $\overline{CS}$  low, data at DIN is clocked into the register on the rising edge of SCLK. As  $\overline{CS}$  goes high, data is latched into the input and/or DAC registers, depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10MHz. Figure 6 depicts a more detailed timing diagram of the serial interface.




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram




Figure 7. Daisy Chaining MAX5158/MAX5159s




Figure 8. Multiple MAX5158/MAX5159s Sharing a Common DIN Line

		•p.		
MS		ONTEN	TS LSB	ANALOG OUTPUT
11	1111	1111	(000)	$+V_{REF}\left(\frac{1023}{1024}\right) \times 2$
10	0000	0001	(000)	$+V_{REF}\left(\frac{513}{1024}\right) \times 2$
10	0000	0000	(000)	$+V_{REF}\left(\frac{512}{1024}\right) x 2 = V_{REF}$
01	1111	1111	(000)	$+V_{\text{REF}}\left(\frac{511}{1024}\right) \times 2$
00	0000	0001	(000)	$+V_{REF}\left(\frac{1}{1024}\right)$
00	0000	0000	(000)	OV
	( )	c		

#### Table 2. Unipolar Code Table (Gain = +2)

Note: () are for the sub bits.

#### Serial-Data Output

The serial-data output, DOUT, is the internal shift register's output. DOUT allows for daisy chaining of devices and data readback. The MAX5158/MAX5159 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or on the rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and Microwire interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

#### User-Programmable Logic Output (UPO)

UPO allows an external device to be controlled through the serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required. On power-up, UPO is low.

#### Power-Down Lockout Input (PDL)


The power-down lockout pin (PDL) disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL can also be used to asynchronously wake up the device.


#### Daisy Chaining Devices

Any number of MAX5158/MAX5159s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX5158/MAX5159's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive










Figure 10. Setting OS\_ for Output Offset

load. Refer to the digital output  $V_{OH}$  and  $V_{OL}$  specifications in the <code>Electrical Characteristics</code>.

Figure 8 shows an alternate method of connecting several MAX5158/MAX5159s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input ( $\overline{CS}$ ) is required for each IC.

## Applications Information

#### Unipolar Output

Figure 9 shows the MAX5158/MAX5159 configured for unipolar, rail-to-rail operation with a gain of +2V/V. The MAX5158 can produce a 0V to 4.096V output with a 2.048V reference (Figure 9), while the MAX5159 can

MS		ONTEN	TS LSB	ANALOG OUTPUT
11	1111	1111	(000)	$+V_{\text{REF}}\left(\frac{511}{512}\right)$
10	0000	0001	(000)	$+V_{\text{REF}}\left(\frac{1}{512}\right)$
10	0000	0000	(000)	OV
01	1111	1111	(000)	$-V_{\text{REF}}\left(\frac{1}{512}\right)$
00	0000	0001	(000)	$-V_{\text{REF}}\left(\frac{511}{512}\right)$
00	0000	0000	(000)	$-V_{\text{REF}}\left(\frac{512}{512}\right) = -V_{\text{REF}}$




Figure 11. Bipolar Output Circuit

produce a range of 0V to 2.5V with a 1.25V reference. Table 2 lists the unipolar output codes. An offset to the output can be achieved by connecting a voltage to OS\_, as shown in Figure 10. By applying  $V_{OS_{-}} = -1V$ , the output values will range between 1V and (1V + VREF x 2).

#### **Bipolar Output**

The MAX5158/MAX5159 can be configured for a bipolar output, as shown in Figure 11. The output voltage is given by the equation (OS\_ = AGND):

VOUT = VREF [((2 x NB) / 1024) - 1]

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.




Figure 12. AC Reference Input Circuit




Figure 13. Digital Calibration

### Using an AC Reference

In applications where the reference has an AC signal component, the MAX5158/MAX5159 have multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input to REF\_, where the AC signal is offset before being applied to the reference input.

#### Harmonic Distortion and Noise

The total harmonic distortion plus noise (THD+N) is typically less than -78dB at full scale with a 1Vp-p input swing at 5kHz. The typical -3dB frequency is 300kHz for both devices, as shown in the *Typical Operating Characteristics.* 



14




Figure 14. Digital Control of Gain and Offset

#### Digital Calibration and Threshold Selection

Figure 13 shows the MAX5158/MAX5159 in a digital calibration application. With a bright light value applied to the photodiode (on), the DAC is digitally ramped until it trips the comparator. The microprocessor ( $\mu$ P) stores this "high" calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration. The  $\mu$ P then programs the DAC to set an output voltage at the midpoint of the two calibrated values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

#### **Digital Control of Gain and Offset**


The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).

#### **Power-Supply Considerations**

On power-up, the input and DAC registers clear (set to zero code). For rated performance,  $V_{REF}$  should be at least 1.4V below  $V_{DD}$ . Bypass the power supply with a 4.7 $\mu F$  capacitor in parallel with a 0.1 $\mu F$  capacitor to AGND. Minimize lead lengths to reduce lead inductance.

#### Grounding and Layout Considerations

Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.



#### Pin Configuration

## \_Ordering Information (continued)


PART	TEMP. RANGE	PIN-PACKAGE
MAX5159CPE	0°C to +70°C	16 Plastic DIP
MAX5159CEE	0°C to +70°C	16 QSOP
MAX5159EPE	-40°C to +85°C	16 Plastic DIP
MAX5159EEE	-40°C to +85°C	16 QSOP
MAX5159MJE	-55°C to +125°C	16 CERDIP*

\*Contact factory for availability.

### Chip Information

TRANSISTOR COUNT: 3053 SUBSTRATE CONNECTED TO AGND

## Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

16

© 1997 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.